Abstract Coarse-grained reconfigurable architectures, like the MONTIUM, have proven to be a successful approach for low-power and high-performance computation of regular DSP algorithms. The main research question posed in this paper is: Can such architectures also take over less regular algorithms from general purpose processors? This paper presents the implementation of non-power-of-two Fast Fourier Transforms (FFT) to discover the limitations and flexibility of the MONTIUM. The results of the implementation show a order of magnitude reduction of the processing time and energy consumption compared to an ARM processor. Furthermore, we show the accuracy and flexibility of the implementation.
I. INTRODUCTION
Implementations of FFTs are mainly focussed on the powerof-two FFTs that use the radix-2 FFT approach. Those are widely used to compare implementations and for benchmarking processor architectures. The algorithms for non-powerof-two FFTs are mainly described at the algorithm level to reduce the number of multiplications and additions as for example discussed by Good [1] and Winograd [2] . More recently a special class of non-power-of-two FFTs are even further optimized to reduce the number of operations [3] [4] .
Despite the reduction of operations, the non-power-of-two algorithms are not efficiently executed on processors. A frequently used method to overcome this problem is padding, which adds zeros to the input vector and increases its length to a power-of-two FFT. However, this changes the filter response of the FFT and it will lose its orthogonal characteristic. This orthogonality is required in Orthogonal Frequency Division Multiplexing (OFDM) systems and, therefore, efficient nonpower-of-two FFT implementations are required. Rivaton et al. [5] present a comparison of non-power-of-two FFTs on two coarse-grained reconfigurable architectures and a general purpose processor. A high-speed FFT-1872 implementation on an FPGA is presented in [6] .
In the Smart chipS for Smart Surroundings (4S) project [7] we propose a heterogeneous tiled architecture with run-time software and tools. This architecture contains small processing tiles interconnected by a Network-on-Chip. The architecture is an energy-efficient solution for flexible and computational intensive applications. The general purpose processing tiles, like an ARM, can offload their computational intensive tasks to coarse-grained reconfigurable processing tiles, like the MONTIUM. This reduces both processing time and energy consumption of the architecture.
The main driver application used to validate this architecture is Digital Radio Mondiale (DRM) [8] . The DRM standard proposes the digitization of radio broadcasting in frequency bands below 30 MHz. DRM will be the upcoming successor of AM radio and it is based on OFDM and MPEG-4 audio source coding. In the baseband processing of a DRM receiver several demodulation schemes have to be supported. All schemes heavily rely on several non-power-of-two FFTs.
This paper proceeds on the results of Rivaton et al. [5] , in which the implementation of the FFT-19201 on the coarsegrained reconfigurable MONTIUM architecture was discussed (see [9] for more information about the MONTIUM). The algorithm implementation is extended such that it now supports a wide range of non-power-of-two FFTs and iFFTs on the same architecture, including all required in the DRM application.
The extended implementation showed to be an ideal test-case to explore and validate the flexibility of the coarse-grained architecture. Furthermore, we validated new possibilities in the MONTIUM tooling to enable partial reconfiguration of the algorithm. The paper is organized as follows. Section II introduces the non-power-of-two FFTs and their decomposition, such that they can be mapped on the MONTIUM architecture. More details on the decomposition and the mapping itself are given in section III. The results, by means of processing time, accuracy, and power consumption, are presented in section IV. Consequently, in section V we discuss why executing this less regular type of algorithms can be done on the MONTIUM very well. Section VI concludes the paper.
II. NON-POWER-OF-TWO FFTs
The Discrete Fourier Transform (DFT) transforms a digital signal from the time domain to the frequency domain. It is defined by the following relation between N complex input samples x and N complex output samples X: (1) where Wk = e-j2wnk/N are primitive roots of the unit circle also called twiddle factors. Each of the N outputs is the sum of N terms, so a straight-forward evaluation of this formula requires 0 (N2) operations. The Fast Fourier Transform (FFT) is a set of algorithms that improves the efficiency of the DFT. A well known FFT algorithm is the divide and conquer approach reintroduced by Cooley and Tukey [10] . This radix-x FFT algorithm recursively re-expresses a DFT of length N = N1 N2 into N2 DFTs of size N1. For an FFT with a length that is a power of x the recursion can be done in x log (N) stages using a x-inputs butterfly.
For lengths that are not a power of x other optimized algorithms exist. Several algorithms have been proposed to optimize these DFTs to mixed-radix FFTs. Another mapping introduced by Good [1] , optimized for the number of multiplications and additions, is known as the Prime Factor Algorithm (PFA). This algorithm uses special ordering of input and output vectors to reduce the number of multiplications and additions. This ordering is not so regular as for example the bit-reversed order used in the the radix-2 FFT.
A. FFTs used in DRM
For the DRM receiver, a large number of FFTs is required. DRM can be used in several modes, each requiring a different set of FFTs. The OFDM processing requires a number of radix-2 FFTs (512, 256) and a set of non-power-of-two FFTs (1920, 576, 352, 288, 224, 176 and 112). These non-powerof-two FFTs can be generalized to a a group of 2-dimensional PFA decompositions that satisfy the following constraints: N = N1 N2 = (2p+ 1) .2q (2) where 2 < p < 7, q > 4 and N < 2048.
We developed a generic source-code that covers all cases of the equation above. This makes it possible to quickly generate a large number of configurations. A selection of the cases is given in Table I . In this paper we use the FFT-1920 as an example. Section III gives more details on the implementation, where we use FFT-1920 as an example.
III. IMPLEMENTATION
In this section we take the FFT-1920 to describe the implementation of any non-power-of-two FFT. As explained in section II, any FFT can be decomposed in several smaller FFTs. For the FFT-1920, the parameters are N1 = 2 7+1 = 15 and N2 = 27 = 128. According to the PFA approach, the FFT is decomposed into 128 times FFT-15 followed by 15 times FFT-128. The FFT-128 is implemented using a radix-2 approach [9] . The FFT-15 uses the symmetry in the twiddle factors that results in a reduction of the number of multiplications by a factor of 4. Using this symmetry results in a regular DFT-15, which consists of a chain of additions: partial reconfiguration, a generic configuration is used that is about 10% larger than a specific configurations. The generic configuration can be tuned, for example, to change from FFT to iFFT, or to change the scaling factor. Table II gives an estimation of the number of bytes needed for tuning the configuration.
B. Performance
The execution of an FFT-1920 can be separated in several phases. Table III gives an overview of the steps that have to be taken in each phase (initialization, pre-processing, processing and post-processing). The loading of the input and input scaling is handled concurrently. The same holds for the output ordering and retrieving of the output.
Using the figures of [5] , which is a factor 12.5 slower compared to the MONTIUM.
Both implementations perform exact the same operation.
C. Energy consumption
From the number of clock cycles, we can derive the energy consumption of the FFT-1920. For the MONTIUM the worstcase energy consumption is estimated at 0.577 mW/MHz for an synthesized design with a frequency of 100 MHz [9] . Based on the number of clock cycles the energy consumption for a single FFT-1920 equals 11.5 ,uJ where 3.4 ,uJ is consumed by the input and output ordering. This shows a energy saving of a factor 10 compared to the ARM9 implementation [5] , which consumed 119 ,uJ excluding external RAM.
D. Accuracy
To test the accuracy of the algorithm we created a number of FFT-1920 cases. In these cases (see Table IV ) we changed Figure 2 depicts the maximum and average absolute error for all 11 cases and for 3 levels of the input signal. As a reference, the error in the ARM implementation is included. This figure shows that the accuracy is higher when scaling is applied at the end of the FFT. However, if the input signal is too strong, the risk of overflow is higher. Overflow is noticed if the maximum error is above the 4.5 bits. In this figure, case 5 is the optimal trade-off between accuracy and risk of overflow. The non-power-of-two FFT is a less regular algorithm. By optimizing the algorithm for regularity and not for the number of multiplications we managed to map an irregular algorithm on the MONTIUM. The possibility to use the data path while generating addresses makes it possible to map almost any algorithm with less regular operations and addressing patterns to the MONTIUM.
VI. CONCLUSION
With the tooling currently available, it is relatively easy to reshape an algorithm to its parameterizable counterpart, as we showed with the non-power-of-two FFTs. Adding additional functionality to an existing algorithm might not be trivial; with only limited configuration resources available it can be hard to fit in new functionality, while leaving the existing functionality untouched. Again, tooling can be a good helper to find optimal solutions.
After adding the input scaling, input ordering and output ordering the MONTIUM is fully utilized. This implies both the physical usage (e.g. the bandwidth provided by the memories, interconnections and the ALUs) and the logical usage (e.g. the amount of instructions stored in the configuration space).
When looking at the performance by means of accuracy and energy consumption, the MONTIUM outperforms the reference ARM9 implementation by a factor of 10. This shows that computational intensive and less regular algorithms can be offloaded from the general purpose processing tiles to coarsegrained reconfigurable processing tiles.
By choosing smart scaling factors S0 ... S7 the intermediate results are stored as accurate as possible, while the computations are still done with complex 16-bit floating point samples. With partial reconfiguration the programmer can make the trade-off between accuracy and the risk of overflow.
